DESIGN AND ANALYSIS OF QCA ADDER CIRCUITS FOR EFFICIENT COMPUTATION

Jency Rubia J1 and Babitha Lincy R2

1 Asst. Prof. Department of ECE, M.A.M College of Engineering and Technology, Tiruchirappalli, India.
2 Research Scholar, Department of ECE, Sri Venkateswara College of Engineering, Sriperumbudur, India.

1 http://orcid.org/0000-0002-0088-3611 ©, 2 http://orcid.org/0000-0003-2520-2410 ©

Email: 1jencyrubia@gmail.com, 2rblincy@gmail.com

ARTICLE INFO

Article History
Received: August 07th, 2021
Accepted: August 23th, 2021
Published: August 31th, 2021

Keywords:
QCA (Quantum-dot Cellular Automata), Quantum Mechanics, Half adder, Full adder.

ABSTRACT

QCA technology is considered a viable alternative for CMOS technology since it solves most of the CMOS implications. The Quantum dot Cellular Automata is a computer software program that relates a discrete dynamical system with quantum mechanics. Quantum mechanics is a kind of physics about subatomic particles and which has many interesting properties. The QCA offers very great switching speed and consumes power dissipation extensively. The logic circuits play an essential role in the branch of computer arithmetic. In this paper, the adder circuits have been designed using the novel transistor-free technology called QCA. In addition to that, the planned work has been investigated with CMOS technology. The proposed work is simulated and synthesized by QCA designer suit 2.0.3.

I. INTRODUCTION

Recently, CMOS technology has confronted many physical challenges due to the shrinking gate length in a transistor. To overcome such shortcomings of the conventional CMOS technology, there is a need for effective alternative technology. The ITRS listed some technologies; among them, QCA has many mesmerizing features [1][2]. The scientist Craig S. Lent first proposed this fascinating technique in the year 1993 [3]. QCA is a new computing tool that can signify binary information depends on the spatial sharing of electron charge arrangement in chemical molecules [4]. The computation of cellular automata consists of an array of quantum dots. The Columbic interaction between the QCA cells is only the source of computational power. Otherwise, there is no current movement among cells and no additional outer source of current to the internal cells [5]. Thus, the interconnection between the cells is possible due to the reorganization the electron positions [6]. Since QCA was introduced in 1993, various experimental devices and logic circuits have been developed [7-11]. Though, these devices are not in practical yet, current research evidence that the QCA may eventually attain high density [12], fast switching speed [13], and room heat operation [14].

In this research work, the adder circuit has been designed using QCA technology. The addition is the basic arithmetic operation and is essential in all digital supercomputers and calculators. To enhance the QCA adder cell performance and optimization of the QCA cell, here, Majority Gate (MG) logic structure has been used. There are many types of logic styles for designing circuits in QCA, such as majority gate (MG), and-or-inverter (AOI) and nand-nor-inverter (NNI), logics [15-17]. The subsequent design instructions are considered for the QCA implementation of the proposed adder circuit. The size of the cell is twenty nm by twenty nm. Also, the cell's width and height are assumed to be 18 nm and 5 nm diameter of quantum dots. The cell-to-cell distance is considered as 20 nm between each cell on the grid. These design rules are beneficial to achieve minimum propagation delay due to the cell-to-cell reactions, since there is a limit on the supreme cell amounts in a clock zone. This ensures proper propagation and reliable signal transmission. The proposed QCA adder circuit in this paper has been planned and performed using the QCA designer tool type 2.0.3 with a coherence.
simulation engine [18]. The article is prearranged as charts: in section 2, the background of QCA technology and the design approaches are presented. Section 3 describes the design of the adder circuit based on the majority gate logic structure. Chapter 4 shows that the proposed QCA adder and implementation of that. Then section 5 discusses the simulation results, and lastly, the conclusion and future scope are explained in section 6.

II. BACKGROUND OF QCA

II.1 QCA CELL

A QCA cell is a square nanostructure of electron wells restraining free electrons. Every cell contains of four quantum dots that can accommodate a single atom per dot. The four dots are located at the four edges of the QCA cell, and two electrons are infusing into the cell. The two particles are located at the contrary corners of the cell because of the Columbic repulsion principle [19-21]. Thus, this structure provides two conceivable polarizations, as revealed in Figure 1. These elementary QCA cells are beneficial for designing inverter, logic gates, and circuits, memory elements, etc.

![Figure 1: Basic QCA cell and two possible polarizations. Source: Authors, (2021).](image1)

II.2 LOGIC GATES

Combination of arithmetic and logical operation. Thus, Logic gates are the elementary building blocks of several arithmetic circuits. In the QCA context, inverters and three-input mainstream gates assisted as an essential gate. Because any logic circuits can be designed using the basic QCA gates. The first equation of the majority gate with inputs $a$, $b$, and $c$ in $M(a, b, c) = ab + bc + ca$. Figure 2 illustrates the QCA inverter and the majority gate symbol and layout [22]. Two input AND gate and OR gate can be implemented using the majority gate by making the third input constant. Therefore, utilizing AND, OR, and inverter gates, any logic functions can be achieved. The realization of AND and OR gates are as follows:

\[ a \cdot b = M(a, b, 0) \]  \hspace{1cm} (1)

\[ a + b = M(a, b, 1) \]  \hspace{1cm} (2)

![Figure 2: (a) QCA Inverter; (b) Majority gate. Source: Authors, (2021).](image2)
II.3 SIGNAL FLOW AND CONTROL

The consecutive QCA cells are acting like a wire. For a given one clock cycle, the half of the QCA wire is active for signal transmission, but the other half wire is in unpolarized form. During the next clock cycle, the previous active wire portion turned to an inactive state, but the remaining active zone triggers the newly activated cells to be polarized. Like this, signal transfers from one clock zone to another [23]. In general, the circuit area is split into four parts, and four-phase clock signals drive them. Each clock zone consists of four different clock signal stages, such as high-to-low, low, low-to-high, and high. The computation is begun when the clock signal in the high-to-low step and holds the value during the little clock stage. The calculation has also been released when the clock signal at the low-to-high state and inactive during the high state.

III. PROPOSED WORK

III.1 DESIGN OF ADDERS USING MG

Digital computers and other gadgets perform various kinds of arithmetic operations. Among them, addition operation is considered as a most fundamental computation. The proposed work consists of designing adder circuits such as half adder and full adder using the majority gate (MG) logic style [24]. The majority gate plans the suggested work since it reduces the number of gates that required designing an adder circuit. Here, the half adder is designed using four mainstream gates and two inverters, and the full adder is developed directly by using half adders. The full adder's direct design is realized by the QCA addition algorithm, which was proposed by the researcher Walus et al. [25]. This design required two types of wiring of QCA cells. Then the designed adders are implemented with the cell minimization techniques. Hence, the proposed adders consume area and also circuit complexity. The adders are simulated and verified the results according to the truth tables. In the end, the performance analysis of the proposed work has been compared with the common techniques.

III.2 DESIGN OF HALF-ADDER

The half adder is a modest combinational circuit that executes the addition of two bits. The half adder circuit is traditionally designed using EXOR and AND gates. The addition of two numbers A and B processed and the respective outputs are Sum and Carry. From the concept of truth table of the half adder as in Table 1, one can recognize that the Sum output is 1 when either of the inputs (A or B) is 1, and the Carry output is 1 when both the inputs (A and B) are 1. Figure 3 shows the general diagram and Table 1 truth table of the half adder circuit [26].

The logic function of the half adder is,

\[ \text{Sum} = A'B + AB' \] (3)

\[ \text{Carry} = AB \] (4)

The QCA representation for the above equation based on MG is,

\[ \text{Sum} = M(A, B', 0), M(A', B, 0), 1 \] (5)

\[ \text{Carry} = M(A, B, 0) \] (6)

III.3 DESIGN OF FULL-ADDER

A full adder is created since there is no facility in a half adder to add carry bits from the lower bits during more than two bits presented in an addition operation [27]. For this purpose only, a full adder circuit has emerged. A full adder is a combinational circuit that achieves the addition of three inputs and produces Sum and Carry as outputs. The block diagram and truth table of the full adder is shown in Figure 4 and Table 2.

\[ \text{Sum} = M(A, B', 0), M(A', B, 0), 1 \]

\[ \text{Carry} = M(A, B, C) \]

Figure 3: Schematic diagram of Half-adder.
Source: Authors, (2021).

Table 1: Truth table of the Half-adder.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Source: Authors, (2021).

Figure 4: Schematic diagram of full-adder.
Source: Authors, (2021).

Table 2: Truth table for full adder.

<table>
<thead>
<tr>
<th>Inputs</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Source: Authors, (2021).

III.4 QCA ADDITION ALGORITHM

The design of QCA circuits involves two processes, one is physical design, and another is algorithmic design. For low-level design, it requires any one of the approaches [28]. But, for high-level design, both physical design and algorithmic design needs. Further, more complicated circuit design uses logic design in addition to both the design techniques. Though the QCA circuit design requires physical interactions that are unpleasant and troublesome, the algorithmic design is also a significant aspect of large circuit design. The representation of Carry using Majority Gate logic:

\[ C_{\text{out}} = AB + BC + AC \]

\[ = M(B, M(A, C, 1), 0), M(A, C, 0), 1 \]

\[ = M(A, B, C) \]
The representation of Sum using Majority Gate logic:
\[ \text{Sum} = ABC + A'B'C + A'BC' + AB'C' \]

The plan of full-adder can be implemented in two different approaches. The first technique is direct implementation, a conventional method that requires a lot of area and hardware [29]. The second approach is the Majority gate reduction, this model is simple, and it needs very few hardware requirements. In this work, the majority logic has been used for constructing QCA adders [30, 31]. The planned adders are applied with QCA cells, and the quantity of cells can be reduced by using cell minimization methods. Thus, the implementation further decreases the area and calculation complexity. The direct implementation method of full adder is:
\[
\text{Sum} = M(A, M(M(B, C, 0), M(B', C', 0), 1, 0), M(A'M(M(B'C, 0), 1, 0), 1)) \rightarrow 11
\]

Majority Gates

The implementation of full adder using reduction technique:
\[
\text{Sum} = ABC_{\text{in}} + A'B'C'_{\text{in}} + A'BC'_{\text{in}} + AB'C'_{\text{in}}
\]
\[
= (A.B + A'.B')C_{\text{in}} + (A'.B + A.B')C_{\text{in}}
\]
\[
= [A.B + A'.B' + A.C'_{\text{in}} + A'.C'_{\text{in}} + B.C'_{\text{in}} + B'.C'_{\text{in}}]C_{\text{in}}
\]
\[
+ (A'.B + A.B')C'_{\text{in}}
\]
\[
= [(A'.B' + A'.C'_{\text{in}} + B.C'_{\text{in}}) + (A.B + A.C'_{\text{in}} + B.C'_{\text{in}})]C_{\text{in}}
\]
\[
+ (A'.B + A.B')C'_{\text{in}}
\]
\[
= [(A'.B' + A'.C'_{\text{in}} + B.C'_{\text{in}}) + (A.B + A.C'_{\text{in}} + B.C'_{\text{in}})]C_{\text{in}}
\]
\[
+ (A'.C'_{\text{in}} + B.C'_{\text{in}}) + (A'.C'_{\text{in}} + B'.C'_{\text{in}})
\]
\[
= [(A'.B' + A'.C'_{\text{in}} + B'.C'_{\text{in}})C_{\text{in}} + (A.B + A.C'_{\text{in}}
\]
\[
+ B.C'_{\text{in}})]C_{\text{in}} + (AB + A'.C'_{\text{in}}
\]
\[
+ B.C'_{\text{in}})(A'.C'_{\text{in}} + B'.C'_{\text{in}} + A'B')
\]
\[
= M(A', B', C'_{\text{in}}, C_{\text{in}} + M(A, B, C'_{\text{in}}, C_{\text{in}}
\]
\[
+ M(A', B', C'_{\text{in}})M(A, B, C'_{\text{in}})
\]
\[
M[M(A', B', C'_{\text{in}}, C_{\text{in}}, M(A, B, C'_{\text{in}})]
\]

Therefore,
\[
\text{Sum} = M[C'_{\text{out}}, C_{\text{in}}, M(A, B, C'_{\text{in}})] \rightarrow 3 \text{ majority gates}
\]

This reduction technique reduces the majority gates from 11 to 3.

IV. QCA IMPLEMENTATION OF ADDERS

The initial step of QCA implementation of adders is designing the adder circuit by the majority gate style. Again, the designed QCA adder circuit has large area and hardware requirements. Thus, cell minimization technique helps to reduce the circuit complexity. Finally, implement the designed adder circuit by QCA cells and compiled by QCA designer.

IV.1 HALF ADDER IMPLEMENTATION

Figure 5 (a) shows that the schematic diagram of the designed QCA half adder requires four common gates and two inverters. The particular QCA implementation of the half adder is illustrated in Figure 5(b). The implementation of half adder is by cell reduction techniques, and it lessens the inverter cells to two, which is designated by the circle in the layout diagram. This proposed work requires implementing the half adder is 77 cells, with a total area of 83160 nm², which is much lesser than the existing designs. The previous implementation consists of 105 cells with an area of 108000 nm².

![Figure 5: (a) Half adder schematic; (b) Layout of half adder. Source: Authors, (2021).](image-url)
IV.2 FULL ADDER IMPLEMENTATION

The full adder can be designed by direct form and by using half adders. The full adder's straightforward implementation is based on the QCA addition algorithm, which was introduced by Zhang et al. [32][33]. The full adder's design using the direct method requires three majority gates and two inverters, as shown in Figure 6(a). Moreover, this type of implementation needs two kinds of wiring methods, such as coplanar and multilayer crossings [34]. These are known as wire crossings. From the two types of crossovers, mainly the coplanar crossover is simple to realize, and it can be used with a slight modification to the basic design. The QCA implementation of a full adder with coplanar crossover is presented in Figure 6(b). The proposed QCA full adder requires 111 QCA cells, and it consumes a total area of 114300 nm² which is comparably smaller than the previous implementations. This reduced design is achieved by using two inverter cells and some specific rules for proper cell alignment. The significant QCA design rules are (1) the number of column cells need not be the same, and (2) the minimum distance between the adjacent rows of cells is the width of two cells.

Figure 6: (a) Full adder schematic; (b) Layout of full adder.
Source: Authors, (2021).

Figure 7(a) illustrates the same design of QCA full adder but the position of majority gates and inverters are modified for simple realization. In this method of implementation multilayer crossing has involved which is very straightforward. As the name suggests, it uses more than one layer of cells like a bridge. The equivalent QCA cell implementation is shown in Figure 7(b). This kind of QCA implementation requires 98 cells with a total area of 100800 nm² and this also needs less number of cells than the existing implementations.

Another procedure for designing of full adder is using by two half adder circuits and an OR gate. This design consists of 9 majority gates and 4 inverters as presented in Figure 8(a). The respective QCA implementation of the full adder is given in Figure 8(b). Further, this design requires 192 QCA cells, with an area of 208000 nm². The Existing implementation needs 218 cells and it consumes an area of 286880 nm². At the end, the direct implementation with cell minimization technique provides better performance than this method.

Figure 7: (a) Half adder schematic; (b) Layout of half adder.
Source: Authors, (2021).
V. SIMULATION RESULTS AND DISCUSSION

V.1 SIMULATION WAVEFORMS

The QCA implementation of half adder and full adder is simulated and synthesized by the QCADesigner 2.0.3 software, and the simulated outputs are shown in 9 and 10. Figure 9 illustrates the QCA simulated waveform of the proposed half adder. The proposed implementation requires four clock phases. Initially, the clock 0 is used to get the inputs, and the clock 1 is used to route the inputs for the majority gate logic. Then, clock 2 is used to process the majority logic gate, and clock 3 used to compute the output. Finally, the output is available in clock 0 again. The sequence of clock 1 to 3 does the following operations, such as setup for hold, relax, and release phase. These phases are used to control the flow of data in the QCA circuits. The same four clock phases are required for operating the QCA full adder and also to produce the output. The simulated results of the QCA full adder are presented in Figure 10.

Table 3: Comparative performance analysis of proposed technology.

<table>
<thead>
<tr>
<th>ADDERS</th>
<th>HALF ADDER</th>
<th>FULL ADDER (COPLANAR CROSSOVER)</th>
<th>FULL ADDER (MULTILAYER CROSSOVER)</th>
<th>FULL ADDER USING HALF ADDERS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>COMPLEXITY</td>
<td></td>
<td>CROSNAV)</td>
<td>CROSNAV)</td>
</tr>
<tr>
<td>CMOS</td>
<td></td>
<td></td>
<td>CROSNAV)</td>
<td>CROSNAV)</td>
</tr>
<tr>
<td></td>
<td>AREA</td>
<td>203 CELLS</td>
<td>302 CELLS</td>
<td>-</td>
</tr>
<tr>
<td>PREVIOUS DESIGN</td>
<td></td>
<td>527 NM x 568 NM</td>
<td>652 NM x 692 NM</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>COMPLEXITY</td>
<td>105 CELLS</td>
<td>145 CELLS</td>
<td>137 CELLS</td>
</tr>
<tr>
<td></td>
<td>AREA</td>
<td>300 NM x 360 NM</td>
<td>439 NM x 367 NM</td>
<td>435 NM x 300 NM</td>
</tr>
<tr>
<td>Proposed design</td>
<td></td>
<td>111 CELLS</td>
<td>360 NM x 280 NM</td>
<td>192 CELLS</td>
</tr>
<tr>
<td></td>
<td>AREA</td>
<td>297 NM x 280 NM</td>
<td>297 NM x 280 NM</td>
<td>650 NM x 320 NM</td>
</tr>
<tr>
<td></td>
<td>NUMBER OF CLOCK CYCLES</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Source: Authors, (2021).

VI. CONCLUSION

In this paper, half/full adder circuits were designed and analyzed by QCA implementation. The adder circuit is the most basic circuit for any arithmetic computation. By using the Quantum dot-Cellular automata technique, the circuit complexity and area requirement is extensively curtailed. Thereby the performance has been enhanced compared to other technology. The layout and functionality verification has been performed using the software QCADesigner, and the proposed work has compared with the parameters such as complexity, area, and the number of clock cycles. The computation of these adder circuits has been confirmed according to the truth table. From the comparative performance analysis, the proposed layouts are
vi. author’s contribution

conceptualization: jency rubia j and babitha lincy r.
methodology: babitha lincy r.
investigation: jency rubia j.
discussion of results: jency rubia j and babitha lincy r.
writing – original draft: jency rubia j and babitha lincy r.
writing – review and editing: jency rubia j.
resources: babitha lincy r.
supervision: jency rubia j.
approval of the final text: jency rubia j and babitha lincy r.

VII. ACKNOWLEDGMENTS

The authors would like to thank the VLSI & DSP laboratory at M.A.M College of Engineering and Technology for providing a suitable environment & facilities, which was very helpful to us in research.

VIII. REFERENCES


