K, J. L., & G, S. (2024). Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic. ITEGAM-JETIA, 10(48), 105-114. https://doi.org/10.5935/jetia.v10i48.915