K, J. L.; G, S. Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic. ITEGAM-JETIA, v. 10, n. 48, p. 105-114, 28 ago. 2024.