J. L. K and S. G, “Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic”, JETIA, vol. 10, no. 48, pp. 105-114, Aug. 2024.