K, J. L., and S. G. “Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic”. ITEGAM-JETIA, Vol. 10, no. 48, Aug. 2024, pp. 105-14, doi:10.5935/jetia.v10i48.915.