View of A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic

Return to Issue Details A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic Download Download PDF