Design and Verification of an Optimized 32-Bit Pipelined Multiplier for High Performance Computing. JETIA 2026, 12 (60), 312-318. https://doi.org/10.5935/jetia.v12i60.3784.