“Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic”. 2024. ITEGAM-JETIA 10 (48): 105-14. https://doi.org/10.5935/jetia.v10i48.915.