“Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic”, JETIA, vol. 10, no. 48, pp. 105–114, Aug. 2024, doi: 10.5935/jetia.v10i48.915.