1.
Area and Speed Efficient FPGA Design of S-Box AES-256 Galois Field Approch Based on Logic. JETIA [Internet]. 2024 Aug. 28 [cited 2026 Oct. 22];10(48):105-14. Available from: https://itegam-jetia.org/journal/index.php/jetia/article/view/915