Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture. JETIA [Internet]. 2026 Jun. 25 [cited 2026 Oct. 23];12(59):2130-5. Available from: https://itegam-jetia.org/journal/index.php/jetia/article/view/3833