A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic. JETIA [Internet]. 2026 Jul. 31 [cited 2026 Oct. 23];12(60):549-57. Available from: https://itegam-jetia.org/journal/index.php/jetia/article/view/3893