2026. A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic. ITEGAM-JETIA. 12, 60 (jul. 2026), 549–557. DOI:https://doi.org/10.5935/jetia.v12i60.3893.