Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture. JETIA 2026, 12 (59), 2130-2135. https://doi.org/10.5935/jetia.v12i59.3833.