1.
Synergistic Hybrid GDI–CNTFET Architecture for Low-Power and Area-Optimized Nanoscale VLSI Circuits. JETIA. 2026;12(60):344-355. doi:10.5935/jetia.v12i60.3834