A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic. (2026). ITEGAM-JETIA, 12(60), 549-557. https://doi.org/10.5935/jetia.v12i60.3893