«Design and Verification of an Optimized 32-Bit Pipelined Multiplier for High Performance Computing». 2026. ITEGAM-JETIA 12 (60): 312-18. https://doi.org/10.5935/jetia.v12i60.3784.