«Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture» (2026) ITEGAM-JETIA, 12(59), pp. 2130–2135. doi:10.5935/jetia.v12i59.3833.