«Synergistic Hybrid GDI–CNTFET Architecture for Low-Power and Area-Optimized Nanoscale VLSI Circuits», JETIA, vol. 12, n.º 60, pp. 344–355, jul. 2026, doi: 10.5935/jetia.v12i60.3834.