«Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture». ITEGAM-JETIA, vol. 12, n.º 59, junio de 2026, pp. 2130-5, https://doi.org/10.5935/jetia.v12i59.3833.