«Design and Verification of an Optimized 32-Bit Pipelined Multiplier for High Performance Computing». ITEGAM-JETIA, vol. 12, n.º 60, julio de 2026, pp. 312-8, https://doi.org/10.5935/jetia.v12i60.3784.