2026. Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture. ITEGAM-JETIA. 12, 59 (jun. 2026), 2130–2135. DOI:https://doi.org/10.5935/jetia.v12i59.3833.