2026. Design and Verification of an optimized 32-bit pipelined multiplier for high performance computing. ITEGAM-JETIA. 12, 60 (jul. 2026), 312–318. DOI:https://doi.org/10.5935/jetia.v12i60.3784.