“Design and Verification of an optimized 32-bit pipelined multiplier for high performance computing” (2026) ITEGAM-JETIA, 12(60), p. 312–318. doi:10.5935/jetia.v12i60.3784.