“TO3: A Compact and Efficient Encoding Scheme for Skewed Slicing Floorplans in VLSI Design”, JETIA, vol. 12, nº 57, p. 661–670, fev. 2026, doi: 10.5935/jetia.v12i57.2957.