“Glitch-Free Clock Distribution Using Flip-Flop–Controlled Clock Gating in a 32-Bit RISC-V Architecture”, JETIA, vol. 12, nº 59, p. 2130–2135, jun. 2026, doi: 10.5935/jetia.v12i59.3833.