“Design and Verification of an optimized 32-bit pipelined multiplier for high performance computing”, JETIA, vol. 12, nº 60, p. 312–318, jul. 2026, doi: 10.5935/jetia.v12i60.3784.