“A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic”, JETIA, vol. 12, nº 60, p. 549–557, jul. 2026, doi: 10.5935/jetia.v12i60.3893.