“TO3: A Compact and Efficient Encoding Scheme for Skewed Slicing Floorplans in VLSI Design”. ITEGAM-JETIA, vol. 12, nº 57, fevereiro de 2026, p. 661-70, https://doi.org/10.5935/jetia.v12i57.2957.