“Synergistic Hybrid GDI–CNTFET Architecture for Low-Power and Area-Optimized Nanoscale VLSI Circuits”. ITEGAM-JETIA, vol. 12, nº 60, julho de 2026, p. 344-55, https://doi.org/10.5935/jetia.v12i60.3834.