“A Novel Technique to Design Adder and Multiplier Circuits Using GNRFETs in Ternary Logic”. ITEGAM-JETIA, vol. 12, nº 60, julho de 2026, p. 549-57, https://doi.org/10.5935/jetia.v12i60.3893.